Abstract: In this paper, a 14-bit 100 MS/s pipelined Analog-to-Digital Converter (ADC) in 0.18 µm CMOS process with a SHA-less frontend is demonstrated. The methods of clock adjustment and voltage reference separation are proposed to speed up the settling of residue amplifier. Meanwhile, an effective digital background calibration mechanism is employed in the first two stages to correct both capacitor mismatches and linear gain error of residue amplifier. After calibration, the presented ADC achieves an spuriousfree dynamic range (SFDR) of 89 dB, a signal-to-noise ratio (SNR) of 74.5 dB and a signal-to-noise and distortion ratio (SNDR) of 74.2 dB with a 30.2 MHz input signal, while keeping over 71.6 dB SNR and 70.2 dB SFDR with input signals up to 200 MHz. The chip consumes 440 mW from a 1.8 V supply and occupies an area of 4 × 2.6 mm 2 .
Introduction
Nowadays, ADCs are widely used in many areas and disparate prototypes can be chosen for different applications. For example, Successive Approximation ADCs are generally fit for low-power applications, and Sigma-Delta ADCs are always applied in the areas requiring low-speed and high-resolution, while for specifications with high-speed low-resolution, Flash ADCs are more suitable. Recently, with the improvement of modern process technology, research on high-speed highresolution ADCs for communication systems has become one of the trends. These types of ADCs need to have an accuracy of over 14 bits and sample rate of over 100 MHz [1, 2] and the pipelined ADCs are an acceptable architecture due to its characteristics [3] . Additionally, standard CMOS process has the advantages of lower cost and power consumption over expensive BiCMOS technology.
As the precision of high-speed high-resolution pipelined ADCs often deteriorates with process and environment variations, calibration techniques are necessary. The most significant sources of errors in pipelined ADCs are capacitor mismatches and gain errors of residue amplifier. In this paper, a high-gain opamp is built to remove the effects of nonlinear gain errors, while capacitor mismatches and linear gain error are corrected by the technique named signal-dependent dithering (SDD) [4] . Different from Ref. [4] , the dithering algorithm, combined with butterfly shuffler (BS) technique [5] , is implemented in a 2.5-bit multiplying digital-toanalog converter (MDAC) stage in this design. Meanwhile, a SHA-less frontend is employed which presents lower noise and smaller input capacitors in comparison with a sample-and-hold amplifier (SHA) topology. Certainly, the main disadvantage of SHA-less architecture is that the settling time for residue amplifier is decreased as the residue amplifier must wait for the result of sub-ADC before it goes to work. And then, to make matters worse, the calibration algorithm needs to introduce extra circuits between sub-ADC and sub-DAC meaning extra delay, which further reduces the settling time for residue amplifier. Therefore, to relax the problem of limited settling time, the clock which controls the switch to short differential outputs of opamp in hold phase is adjusted appropriately in this paper, depending on the result of post-simulation.
Moreover, to eliminate the interference of the first two stages, which have larger transient current to charge and discharge capacitors in hold phase to backend stages, the voltage references for sub-DACs are divided into two parts in this design. One is for the first two stages and the other is for backend stages. As a result, the settling speed for backend stages with two separate references are improved compared to traditional single reference, in other words, the current can be decreased for the same speed. This paper is organized as follows. Section 2 introduces the overall pipelined ADC architecture. Section 3 explains the adopted methods of clock adjustment and voltage reference separation with circuit implementation in detail. In Section 4, the implementation of calibration algorithm is described by combining the techniques of SDD and BS in a 2.5-bit MDAC stage. Section 5 gives experimental results and Section 6 concludes this paper.
The proposed14-bit pipelined ADC
The architecture of this paper's 14-bit pipelined ADC is shown in Fig. 1 which consists of a clock generator, a reference generator, analog cores, a pseudo-random sequence generator and digital circuits. The clock generator circuit provides lowjitter clocks to insure good SNR while sampling high-frequency input signals. In addition a high power supply rejection ratio (PSRR) and low temperature coefficient (TC) reference generator is included. For analog cores, 2.5-bit MDAC stages are chosen at first seven stages by balancing linearity, power consumption, area and circuit complexity followed by a 4-bit flash ADC at last. The SHA-less structure combines the sample-hold network with MDAC in the first stage to gain a better SNDR. Besides, capacitor mismatches and linear gain error of residue amplifier in the first two stages are corrected by the digital background calibration which employs two pseudo-random noise (PN) sequences PN1 [1:4] and PN2 [1:4] to control logic circuits of SDD & BS and corresponding digital calibrated circuits. Finally, the 14-bit digital outputs are obtained by digital bit alignment and truncation.
For the design of a high-speed high-resolution pipelined ADC, some key points should be noticed. Firstly, as the SHA-less structure is utilized in the proposed ADC, the sampling networks for sub-ADC and MDAC should closely match to minimize aperture error and a careful layout is essential as well. The second point is that the sampled capacitor should be discharged before next sampling for the purpose of eliminating nonlinear kickback [1] . Besides, a large clock jitter will affect high-frequency performance dramatically, so the differential clock input is introduced to remove common-mode noise. Lastly, the circuit must be filled with a great number of decoupled capacitors between power supply and ground to relax the effect of parasitic inductors and capacitors caused by bonding wires. A traditional 2.5-bit MDAC is illustrated in Fig. 2 (a). È 1 and È 2 are two-phase non-overlapping clocks for sample and hold, respectively. Clock È 1p denotes bottom-plate sampling clock and clock È clr controls the switch to discharge sampling capacitors before next sampling cycle. During sample-phase of È 1 , the input signal is sampled onto capacitor C s and the output of opamp is shorted as È 2 B is effective, and then in hold phase of È 2 input node is connected to V dac depending on the sub-ADC bits. Finally, the difference between sampled voltage and corresponding V dac multiplied by a gain (ideal gain is four) is transmitted to output. As mentioned before, the settling for residue amplifier is delayed because of the employed SHA-less construct and additional logic circuits of calibration algorithm in this paper. Therefore, when hold phase of È 2 is effective, the differential output of residue amplifier starts slewing to inaccurate voltage (overshoot) as the current data V dac has not arrived, and then will be hauled back and begins settling to an expected value once V dac is ready, which is explained by dashed line in Fig. 2(b) . It is obvious that the settling speed is quite slow and will deteriorate more severely in the post-simulation. Now, an efficient method is proposed by shorting opamp's output for an extra time Δt, just replaces È 2 B by È 2 B 0 in Fig. 2 .
As a result, the output of residue amplifier will not slew to high voltage and the settling speed is faster which is indicated by solid line on the right of Fig. 2(b) . The time Δt is chosen depending on the result of post-simulation which is set nearly the The proposed clock adjustment method is highly effective when the settling speed of residue amplifier is slower in the post-simulation, and the iteration of layout design is also very simple and rapid. In this paper, the clock adjustment is adopted in the first two stages where settling time for residue amplifier is less compared to backend stages.
Voltage references are used to supply stable voltages for all stages in a pipelined ADC. As indicated in Fig. 4(a) , the voltages V T adc and V B adc bias sub-ADCs of all stages and the voltage references for sub-DACs are divided into two paths, where V T1 dac and V B1 dac bias sub-DACs in the first two stages and V T2 dac and V B2 dac are adopted in backend stages, to eliminate the interference of the first two stages in hold phase. Furthermore, V T2 dac and V B2 dac are proportional to V T1 dac and V B1 dac respectively so that the separate references for sub-DACs have no impact on final outputs as the digital calibration of first two stages are carried out through backend stages. In Fig. 4(b) , the effect of voltage references is explained in detail where the curve V o S1 and V o S3 denotes one of transient outputs of the first stage and the third stage, respectively. At the beginning of hold phase, the sub-DAC's references start to charge or discharge sampling capacitors depending on the outputs of sub-ADC and large transient current needed by capacitors in the first stage will contaminates sub-DAC's references reversely. Consequently, the transient output of backend odd stages will also be disturbed leading to slow settling if they share one reference with the first stage shown by dotted line in Fig. 4(b) . The reason for interference of the second stage to backend even stages is the same. So in this paper the sub-DACs' references are divided into two parts to deal with this problem. One is for the first two stages which can offer large current and the other is for backend stages which supplies small current. Obviously, the settling speed of backend stages will be improved which resembles the solid line V o S3 in Fig. 4(b) . The proposed method allows us to optimize the current allocation and reduce power consumption of voltage references.
b. Simulation results
The proposed methods are simulated in a 0.18 µm CMOS process with a 1.8 V VDD. A sine wave is input with a 30 MHz frequency and a 2 V pp amplitude, and sample rate is 100 MS/s. In Fig. 5 , it is obvious that the settling speed of stage1 and stage3 with the proposed methods are faster, which are improved by 25% and 31% respectively. The Fig. 6 shows output spectrum of the ADC, and it can be seen that the distortion is lower and the SFDR is improved by nearly 5 dB while the proposed methods are included. The simulation results are summarized in Table I . 
The implementation of calibration algorithm
In this design, high-gain opamps are adopted in each stage so that nonlinear errors can be neglected. Capacitor mismatches and linear gain error are combined as one error which is corrected by the scheme of SDD [4] with BS technique. The transfer function of a 2.5-bit MDAC stage is modified for SDD with seven additional comparators a1∼a7 shown in Fig. 7 . The dithering is injected or not depending on the current PN code and the location of output residue V res detected by the total thirteen comparators.
According to the requirement of residue plot in Fig. 7 , the circuit modification for calibration algorithm in a 2.5-bit MDAC stage is illustrated in Fig. 8 in detail . Now, the transfer function when PN½2:4 ¼ 3 0 b000 can be expressed as 
where C f is the feedback capacitor, C s is the equivalent sampling capacitor and C p is the equivalent input parasitic capacitor of opamp. When PN [2:4] is equal to 3 0 b000, the dithering is injected to C 7 and the D 1 ∼D 6 are six normal outputs of sub-ADC. Parameter G is the actual gain of the residue amplifier. PN dither is equal to ðPN½1 þ loc resÞ=2, where PN sequences PN½1 ¼ fÀ1; 1g and loc_res marks the location of output residue V res . If V res is on the upper half-plane of Fig. 7 , loc res ¼ 1 makes PN dither ¼ f0; 1g meaning the transfer curve can move down or keep unchanged; If V res is on the lower half-plane of Fig. 7 , loc res ¼ À1 makes PN dither ¼ f0; À1g meaning the transfer curve can move up or keep unchanged.
In order to extract the errors, Eq. (1) is multiplied by À2 Á PN½1 and becomes
Because loc_res is irrelevant to PN [1] , the parameter PN_modulate can be treated as a noise which can be removed by a low-pass filter. And the simplest digital lowpass filter is an accumulator that averages a large quantity of samples. Therefore, Eq. (2) is written as 
If infinite samples are averaged, parameter W G,7 can be obtained which includes both capacitor mismatches and linear gain error. By employing BS technique to inject dithering to each capacitor C i (i ¼ 1 to 8) controlled by three-bit PN sequence PN[2:4] displayed in Fig. 8 , total eight different W G can be obtained and saved to corresponding registers marked as W G,i (i ¼ 1 to 8). Now assuming backend stages in the pipelined ADC are ideal, final digital output after calibration is equal to G Á V in =4 which is linear.
Experimental results
In the proposed 14-bit pipelined ADC, the topology of opamp is a two-stage Millercompensated design to achieve high gain and large output swing which is similar to Ref. [1] . However, the first stage of opamp adopts nMOS inputs in this design with a telescopic and gain-boosting structure in order to offer larger g m and higher gain. Considering process variation and design margin, the first two stages have simulated loop gains of 98 dB and 90 dB, respectively, and can realize 16-bit linearity. Meanwhile, the simulated closed-loop bandwidths of the first two stages are 850 MHz and 800 MHz. The sampling capacitors in the first two stages are set to 8 pF and 2 pF respectively to achieve the noise requirement with a 2-Vpp input span. The Stages 3 to 7 are the same in which the opamps' requirements and sampling capacitors are scaled to a quarter of the second stage so as to save area and power. In the digital circuits, 2 28 samples [4] for each capacitor are averaged to achieve high linearity. The total measured time for first two stages is about 43 s while sampling rate is 100 MS/s.
The presented 14-bit ADC is fabricated in a 1P6M 0.18 µm CMOS process with a 48-pin QFN package. The die micrograph is shown in Fig. 9 and a large number of decoupled capacitors are filled to relax the effect of bonding wire. After calibration, the SFDR and SNR are improved from 80 dB and 71.48 dB to 89 dB and 74.5 dB respectively while sampling a 30.7 MHz input signal at 100 MS/s shown in Fig. 10(a) . Then five frequencies from 30 MHz to 200 MHz are fed to test dynamic performance denoted in Fig. 10(b) reveals that the SNR exceeds 71.6 dB and SFDR is larger than 70.2 dB when input signal is up to 200 MHz. Simulta- Fig. 9 . Die micrograph of the proposed 14-bit pipelined ADC neously, the slow deterioration of SNDR at high frequencies proves the low-jitter performance of clock circuit. The DNL is improved to À0:4=þ0:5 LSB and INL to À1:5=þ1:25 LSB after calibration according to Fig. 10(c) . Chip performance is summarized in Table II . The ADC's figure-of-merit (FOM) is equal to Power= ð2 ENOB Á Sample rate), where ENOB is the effective number of bits.
In Table III , the performance comparisons are presented. The ADC of Ref. [2] shows good performance, but it costs a large area and power consumption with complicated Summing Node Sampling (SNS) algorithm. In Ref. [6] , the ADC is implemented in a low 1.2 V supply voltage with a digital background calibration algorithm, however all digital post-processing is done off-chip on a PC which is not integrated. The Ref. [7] demonstrated the feasibility of a low distortion 100 MS/s to 160 MS/s 16 bit ADC with SiGe BiCMOS process, whose power consumption is quite large and implementation is complicated. The Ref. [8] presents a new calibration technique by employing an auxiliary error amplifier with sign-sign LMS adaptation and the performance will be degraded seriously for a higher sample rate. In this work, a high-speed high-resolution pipelined ADC is achieved with the proposed techniques, whose performance is comparable with the above references.
Conclusions
A 14-bit 100 MS/s pipelined ADCs with a SHA-less frontend is described in this paper. In order to improve ADC performance, the methods of clock adjustment and voltage reference separation are proposed which are simple and effective. Meanwhile, a digital background calibration by utilizing together the techniques of signal-dependent dithering and butterfly shuffler is employed in the first two stages. After calibration, the experiment results exhibit that 74.5 dB SNR and 89 dB SFDR are achieved with 12.03 bit ENOB while consuming 440 mW power. 
